



ESD



TVS



MOS



LDO



Diode



Sensor



DC-DC

Product Specification

▶ Domestic Part Number	IRF7473
▶ Overseas Part Number	IRF7473
▶ Equivalent Part Number	IRF7473



100V N-SGT Enhancement Mode MOSFET

General Description


IRF7473 use advanced SGT MOSFET technology to provide low RDS(ON), low gate charge, fast switching and excellent avalanche characteristics. This device is specially designed to get better ruggedness and suitable to use in

Applications

- Consumer electronic power supply
- Motor control
- Synchronous-rectification
- Isolated DC
- Synchronous-rectification applications

Features

- Low RDS(on) & FOM
- Extremely low switching loss
- Excellent stability and uniformity or Invertors

SOP-8L Pin Configuration**Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise noted)**







Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	100	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_A=25^\circ\text{C}$	Continuous Drain Current ¹	20	A
$I_D@T_A=70^\circ\text{C}$	Continuous Drain Current ¹	42	A
I_{DM}	Pulsed Drain Current ²	20	A
EAS	Single Pulse Avalanche Energy ³	12	mJ
I_{AS}	Avalanche Current	9	A
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation ⁴	3.1	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹ ($t \leq 10\text{s}$)	40	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	75	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	24	$^\circ\text{C/W}$






100V N-SGT Enhancement Mode MOSFET
Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	100	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=8\text{A}$	---	16	20	$\text{m}\Omega$
	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=4.5\text{V}$, $I_D=6\text{A}$	---	18	27	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=250\mu\text{A}$	1.2	---	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=80\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=80\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=11.5\text{A}$	---	45	---	S
Q_g	Total Gate Charge (10V)	$V_{\text{DS}}=50\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_D=11.5\text{A}$	---	35	---	nC
Q_g	Total Gate Charge (4.5V)		---	16	---	
Q_{gs}	Gate-Source Charge		---	8	---	
Q_{gd}	Gate-Drain Charge		---	4	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=50\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_G=3$, $I_D=11.5\text{A}$	---	9	---	ns
T_r	Rise Time		---	4.5	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	35	---	
T_f	Fall Time		---	5.5	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=50\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	2550	---	pF
C_{oss}	Output Capacitance		---	305	---	
C_{rss}	Reverse Transfer Capacitance		---	12	---	
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	4	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.1	V
t_{rr}	Reverse Recovery Time	$I_F=11.5\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	28	---	nS
Q_{rr}	Reverse Recovery Charge		---	120	---	nC

Note :




- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=25\text{V}$, $V_{\text{GS}}=10\text{V}$, $L=0.3\text{mH}$, $I_{\text{AS}}=9\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

100V N-SGT Enhancement Mode MOSFET
Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs. G-S Voltage

Fig.3 Source-Drain Forward Characteristics

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.6 Normalized $R_{DS(on)}$ vs. T_J



Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform

100V N-SGT Enhancement Mode MOSFET

Package Mechanical Data-SOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 (BSC)		0.050 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



Disclaimer

EVVOSEMI ("EVVO") reserves the right to make corrections, enhancements, improvements, and other changes to its products and services at any time, and to discontinue any product or service without notice.

EVVO warrants the performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used as deemed necessary by EVVO to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Customers should obtain and confirm the latest product information and specifications before final design, purchase, or use. EVVO makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does EVVO assume any liability for application assistance or customer product design. EVVO does not warrant or accept any liability for products that are purchased or used for any unintended or unauthorized application.

EVVO products are not authorized for use as critical components in life support devices or systems without the express written approval of EVVOSEMI.

The EVVO logo and EVVOSEMI are trademarks of EVVOSEMI or its subsidiaries in relevant jurisdictions. EVVO reserves the right to make changes without further notice to any products herein.