

EVVOSEMI[®]


THINK CHANGE DO




ESD




TVS




MOS




LDO



Diode



Sensor



DC-DC

Product Specification

▶ Domestic	Part Number	IRFL9014
▶ Overseas	Part Number	IRFL9014
▶ Equivalent	Part Number	IRFL9014

EV is the abbreviation of name EVVO



-60V P-Channel MOSFET

Description

The SOT-223 package is designed for surface-mounting using vapor phase, infrared, or wave soldering techniques. Its unique package design allows for easy automatic pick-and-place as with other SOT or SOP packages but has the added advantage of improved thermal performance due to an enlarged tab for heatsinking. Power dissipation of greater than 1.25 W is possible in a typical surface mount application.

Features

- V_{DS} (V) = -60V
- I_D = -8A (V_{GS} = -10V)
- $R_{DS(ON)}$ < 62m Ω (V_{GS} = -10V)



ABSOLUTE MAXIMUM RATINGS ($T_C = 25\text{ }^\circ\text{C}$, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	-8	A
Pulsed Drain Current ^a	I_{DM}	-14	
Linear Derating Factor		0.025	W/ $^\circ\text{C}$
Linear Derating Factor (PCB Mount) ^e		0.017	
Single Pulse Avalanche Energy ^b	E_{AS}	140	mJ
Repetitive Avalanche Current ^a	I_{AR}	-1.8	A
Repetitive Avalanche Energy ^a	E_{AR}	0.31	mJ
Maximum Power Dissipation	P_D	3.1	W
Maximum Power Dissipation (PCB Mount) ^e		2.0	
Peak Diode Recovery dV/dt ^c	dV/dt	-4.5	V/ns
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$
Soldering Recommendations (Peak Temperature) ^d	for 10 s	300	

Notes


- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- $V_{DD} = -25\text{ V}$, starting $T_J = 25\text{ }^\circ\text{C}$, $L = 50\text{ mH}$, $R_g = 25\text{ }\Omega$, $I_{AS} = -1.8\text{ A}$ (see fig. 12).
- $I_{SD} \leq -6.7\text{ A}$, $dI/dt \leq 90\text{ A}/\mu\text{s}$, $V_{DD} \leq V_{DS}$, $T_J \leq 150\text{ }^\circ\text{C}$.
- 1.6 mm from case.

-60V P-Channel MOSFET

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient (PCB Mount) ^a	R_{thJA}		60	°C/W
Maximum Junction-to-Case (Drain)	R_{thJC}		40	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS ($T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	-60			V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25\text{ }^\circ\text{C}$, $I_D = 1\text{ mA}$		-0.059		V/°C
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	-2.0		-4.0	V
Gate-Source Leakage	I_{GSS}	$V_{GS} = \pm 20\text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -60\text{ V}, V_{GS} = 0\text{ V}$			-100	μA
		$V_{DS} = -48\text{ V}, V_{GS} = 0\text{ V}, T_J = 125\text{ }^\circ\text{C}$			-500	
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = -10\text{ V}, I_D = -8\text{ A}^b$			62	m Ω
Forward Transconductance	g_{fs}	$V_{DS} = -25\text{ V}, I_D = -8\text{ A}^b$	1.3			S
Dynamic						
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1.0\text{ MHz}$, see fig. 5		270		pF
Output Capacitance	C_{oss}			170		
Reverse Transfer Capacitance	C_{rss}			31		
Total Gate Charge	Q_g	$V_{GS} = -10\text{ V}, I_D = -6.7\text{ A}, V_{DS} = -48\text{ V}$, see fig. 6 and 13 ^b			12	nC
Gate-Source Charge	Q_{gs}				3.8	
Gate-Drain Charge	Q_{gd}				5.1	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -30\text{ V}, I_D = -6.7\text{ A}, R_g = 24\text{ }\Omega, R_D = 4.0\text{ }\Omega$, see fig. 10 ^b		11		ns
Rise Time	t_r			63		
Turn-Off Delay Time	$t_{d(off)}$			9.6		
Fall Time	t_f			31		
Internal Drain Inductance	L_D	Between lead, 6 mm (0.25") from package and center of die contact 		4.0		nH
Internal Source Inductance	L_S			6.0		
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	MOSFET symbol showing the integral reverse p - n junction diode 			-1.8	A
Pulsed Diode Forward Current ^a	I_{SM}				-14	
Body Diode Voltage	V_{SD}	$T_J = 25\text{ }^\circ\text{C}, I_S = -1.8\text{ A}, V_{GS} = 0\text{ V}^b$			-5.5	V
Body Diode Reverse Recovery Time	t_{rr}	$T_J = 25\text{ }^\circ\text{C}, I_F = -6.7\text{ A}, di/dt = 100\text{ A}/\mu\text{s}^b$		80	160	ns
Body Diode Reverse Recovery Charge	Q_{rr}			0.096	0.19	μC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)				

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature

b. Pulse width $\leq 300\text{ }\mu\text{s}$; duty cycle $\leq 2\%$.

-60V P-Channel MOSFET

TYPICAL CHARACTERISTICS

(25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, $T_C = 25\text{ }^\circ\text{C}$




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 2 - Typical Output Characteristics, $T_C = 150\text{ }^\circ\text{C}$




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 3 - Typical Transfer Characteristics






Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

-60V P-Channel MOSFET




91195_07

Fig. 7 - Typical Source-Drain Diode Forward Voltage



91195_09

Fig. 9 - Maximum Drain Current vs. Case Temperature



91195_08

Fig. 8 - Maximum Safe Operating Area




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms



91195_11

Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

-60V P-Channel MOSFET




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

-60V P-Channel MOSFET

Package Mechanical Data SOT-223



SYMBOL	SOT-223	
	MILLIMETERS	
	MIN.	MAX.
A		1.80
A1	0.02	0.10
A2	1.55	1.65
b	0.66	0.84
b2	2.90	3.10
c	0.23	0.33
D	6.30	6.70
E	6.70	7.30
E1	3.30	3.70
e	2.30 BSC	
e1	4.60 BSC	
L	0.90	
θ	0°	8°

Note:

1. Refer to JEDEC TO-261AA.
2. Dimension D and E1 are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and bottom of the plastic body.
3. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

-60V P-Channel MOSFET**Marking****Ordering information**

Order code	Package	Baseqty	Deliverymode
IRFL9014	SOT-223	2500	Tape and reel

Disclaimer

EVVOSEMI ("EVVO") reserves the right to make corrections, enhancements, improvements, and other changes to its products and services at any time, and to discontinue any product or service without notice.

EVVO warrants the performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used as deemed necessary by EVVO to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Customers should obtain and confirm the latest product information and specifications before final design, purchase, or use. EVVO makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does EVVO assume any liability for application assistance or customer product design. EVVO does not warrant or accept any liability for products that are purchased or used for any unintended or unauthorized application.

EVVO products are not authorized for use as critical components in life support devices or systems without the express written approval of EVVOSEMI.

The EVVO logo and EVVOSEMI are trademarks of EVVOSEMI or its subsidiaries in relevant jurisdictions. EVVO reserves the right to make changes without further notice to any products herein.