

P-Ch 100V Fast Switching MOSFETs

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary

BVDSS	RDS(on)	ID
-100V	70mΩ	-25A

TO-263 Pin Configuration


Description

The IRF5210S uses advanced trench MOSFET technology to provide excellent $R_{DS(ON)}$ and gate charge for use in a wide variety of other applications.

The IRF5210S meet the RoHS and Green Product

requirement, 100% EAS guaranteed with full function reliability approved.

Absolute Maximum Ratings



Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-100	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_c = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-25	A
$I_D @ T_c = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-12	A
I_{DM}	Pulsed Drain Current ²	-75	A
EAS	Single Pulse Avalanche Energy ³	157.2	mJ
I_{AS}	Avalanche Current	18.9	A
$P_D @ T_c = 25^\circ C$	Total Power Dissipation ⁴	54	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	62	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	2.3	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=-250\mu\text{A}$	-100	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}$, $I_D=-10\text{A}$	---	58	70	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$, $I_D=-8\text{A}$	---	86	110	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=-250\mu\text{A}$	-1.2	-1.7	-2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-100\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	-50	μA
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-10\text{V}$, $I_D=-10\text{A}$	---	24	---	S
Q_g	Total Gate Charge	$V_{\text{DS}}=-50\text{V}$, $V_{\text{GS}}=-10\text{V}$, $I_D=-20\text{A}$	---	44.5	---	nC
Q_{gs}	Gate-Source Charge		---	9.13	---	
Q_{gd}	Gate-Drain Charge		---	5.93	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=-50\text{V}$, $V_{\text{GS}}=-10\text{V}$, $R_G=3.3\Omega$, $I_D=-10\text{A}$	---	12	---	ns
T_r	Rise Time		---	27.4	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	79	---	
T_f	Fall Time		---	53.6	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=-20\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	3029	---	pF
C_{oss}	Output Capacitance		---	129	---	
C_{rss}	Reverse Transfer Capacitance		---	76	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	-25	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25^\circ\text{C}$	---	---	-1.2	V
t_{rr}	Reverse Recovery Time	$ I_F =-8\text{A}$, $dI/dt=-100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	38.7	---	nS
	Reverse Recovery Charge		---	22.4	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=-25\text{V}$, $V_{\text{GS}}=-10\text{V}$, $L=0.88\text{mH}$, $I_{\text{AS}}=-18.9\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_b and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Typical S-D Diode Forward Voltage




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(on)}$ vs T_J

P-Ch 100V Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform