


## Features

- $V_{DS} (V) = 20V$
- $R_{DS(ON)} < 22 \text{ m}\Omega$  ( $V_{GS} = 4.5V$ )
- Compatible with Existing Surface Mount Techniques
- RoHS Compliant, Halogen-Free



SOP-8

## Benefits

- Multi-Vendor Compatibility
- Easier Manufacturing
- Environmentally
- Increased Reliability

## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_A = 25^\circ\text{C}$	10 Sec. Pulsed Drain Current, $V_{GS} @ 4.5V$	10	A
$I_D @ T_A = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 4.5V$	8.7	
$I_D @ T_A = 70^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 4.5V$	7.0	
$I_{DM}$	Pulsed Drain Current ①	35	
$P_D @ T_A = 25^\circ\text{C}$	Power Dissipation	2.5	W
	Linear Derating Factor	0.02	W/ $^\circ\text{C}$
$V_{GS}$	Gate-to-Source Voltage	$\pm 12$	V
$dv/dt$	Peak Diode Recovery $dv/dt$ ②	5.0	V/ns
$T_J, T_{STG}$	Junction and Storage Temperature Range	-55 to + 150	$^\circ\text{C}$

## Thermal Resistance Ratings

	Parameter	Typ.	Max.	Units
$R_{\theta JA}$	Maximum Junction-to-Ambient ④		50	$^\circ\text{C}/\text{W}$

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	20			V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient		0.044		V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{ON})}$	Static Drain-to-Source On-Resistance		22	$\text{m}\Omega$		$V_{GS} = 4.5V, I_D = 4.1\text{A}$ ③
			30	$\text{m}\Omega$		$V_{GS} = 2.7V, I_D = 3.5\text{A}$ ③
$V_{GS(\text{th})}$	Gate Threshold Voltage	0.70			V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$g_f$	Forward Transconductance	11				$V_{DS} = 15V, I_D = 4.1\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current		1.0	$\mu\text{A}$		$V_{DS} = 16V, V_{GS} = 0V$
			25	$\mu\text{A}$		$V_{DS} = 16V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage		100	$\text{nA}$		$V_{GS} = 12V$
	Gate-to-Source Reverse Leakage		-100	$\text{nA}$		$V_{GS} = -12V$
$Q_g$	Total Gate Charge		48			$I_D = 4.1\text{A}$
$Q_{gs}$	Gate-to-Source Charge		5.1			$V_{DS} = 16V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		20			$V_{GS} = 4.5V, \text{ See Fig. 6 and 12}$ ③
$t_{d(on)}$	Turn-On Delay Time		13			
$t_r$	Rise Time		72			
$t_{d(off)}$	Turn-Off Delay Time		65			
$L$	Internal Drain Inductance		2.5			
$t_{fD}$	Fall Time		92			
$L_S$	Internal Source Inductance		4.0		nH	Between lead tip and center of die contact
$C_{iss}$	Input Capacitance		1600			
$C_{oss}$	Output Capacitance		690			
$C_{rss}$	Reverse Transfer Capacitance		310		pF	$V_{GS} = 0V$ $V_{DS} = 15V$ $f = 1.0\text{MHz, See Fig. }$

**Source-Drain Ratings and Characteristics**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)			3.1		MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①			35	A	
$V_{SD}$	Diode Forward Voltage			1.0	V	$T_J = 25^\circ\text{C}, I_S = 2.0\text{A}, V_{GS} = 0V$ ③
$t_{rr}$	Reverse Recovery Time		39	59	ns	$T_J = 25^\circ\text{C}, I_F = 4.1\text{A}$
$Q_{rr}$	Reverse Recovery Charge		42	63	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ③
$t_{on}$	Forward Turn-On Time					Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )

**Notes:**


- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ②  $I_{SD} \leq 4.1\text{A}$ ,  $dI/dt \leq 100\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$
- ③ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④ Surface mounted on FR-4 board,  $t \leq 10\text{sec.}$




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Ambient Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




**Fig 12a.** Basic Gate Charge Waveform




**Fig 12b.** Gate Charge Test Circuit

SOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

## **Marking**



## **Ordering information**

Order code	Package	Baseqty	Deliverymode
IRF7401TR	SOP-8	3000	Tape and reel